ML2002 Series Static/Half Duty LCD COG Driver

* Application

- ◆ General Purpose Clock
- ◆ High quality instrument
- ◆ Telephone, mobile phone
- **♦** Automotive
- ◆ Handheld Device like PDA, MP3, or PMP

* Features

- A Gold Bump Chip which can reduce pin count and area.
- Simplest design with no charge pump to supply high voltage to LCD
- Only 5 pin is needed which can reduce space.
- Low operating current
- Can disable internal clock to reduce current.
- Wide Logic & LCD power supply: 2.5V to 6.0V
- No need to add external voltage regulator
- Static or 1/2 Duty driving with 1/2 Bias
- Number of segments: (Static) 48, (1/2 Duty) 96
- Cascading structure to increase the number of driving segments, it's more flexible for different application.
- Build-in LCD voltage driver, crystal oscillator, internal RC oscillator and display control circuit.
- Offer best contrast and widest viewing angle of TN LCD technology especially in static mode.
- No temperature compensation is needed for Topr = -40°C to 80°C.


* General Description

ML2002 (COG) LCD driver can be cascaded to increase the number of segments drive, with Static driving it can form a single piece of 48 (1 ICs) or 96 (2 ICs cascaded) segments driver. With 1/2 Duty, the number of segment drive would be doubled. It targets at custom TN LCD COG Module product which requires the best quality of TN LCD technology and small to medium number of segment display. ML2002 series driver offers the best contrast, the widest viewing angle, the widest range of operating voltage and temperature when compared to the high duty cycle driver. EMI and Noise protection circuit has been added which tailor made for COG application.

* Ordering Information

Part Number	Description	Package Form
ML2002-1U	One ML2002 LCD driver	Gold Bump Die
ML2002-2U	Two ML2002 LCD driver	Gold Bump Die

* Block Diagram



* Absolute Maximum Ratings

Parameter	Symbol	Condition	MIN	MAX	Unit
Supply voltage	V_{DD}		-0.5	+6.0	V
Supply Current	I_{DD}	$V_{\rm DD}$ = 3V, no Load	-50	+50	mA
Input Voltage	V _{IN}		GND-0.3	V _{DD} +0.3	V
Output Voltage	V _{OUT}		GND-0.3	V _{DD} +0.3	V
DC input Current	I _{IN}		-10	+10	mA
DC output Current	I _{OUT}		-10	+10	mA
Storage temperature	T _{stg}		-65	+150	°C
Total power dissipation	P _{tot}		-	400	mW

* DC Characteristic

 $V_{DD} = 3.0V$; $T_{amb} = 25^{\circ}C$; unless otherwise specified


Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Supplies						
Supply voltage	V_{DD}		2.5	-	6.0	V
Supply Current	I_{DD}	Disable Oscillator and	-	0.1	0.5	uA
		1/2 PVDD opamp				
Supply Current	I_{DD}	Enable Oscillator	-	25	60	uA
Supply Current	I_{DD}	Enable Oscillator and	-	80	100	uA
		Internal 1/2 PVDD				
		opamp				
Logic						
LOW-level input voltage	V_{IL}		GND	-	$0.3*V_{DD}$	V
HIGH-level input voltage	V_{IH}		$0.7*V_{DD}$	-	$ m V_{DD}$	V
LOW-level output current	I_{OL}	$V_{OL} = 1.0V$	1	-	-	mA
HIGH-level output	I_{OH}	$V_{OH} = 2.0V$	-1	-	-	mA
current						
LCD outputs						
Output resistance at pads	R _{SEG}		-	85	150	ohm
S1 to S40						
Output resistance at pads	R _{COM}		-	45	100	ohm
COM1A and COM1B						

* AC Characteristic

 $V_{DD} = 3.0V$; $T_{amb} = 25$ °C; unless otherwise specified

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Oscillator frequency at	f_{oout}		21	32	48	kHz
pad OOUT						
FIN, LOAD, DIN, DCLK	$t_{\rm H}$		0.4	-	-	us
High time						
FIN, LOAD, DIN, DCLK	$t_{ m L}$		0.4	-	-	us
Low time						
FIN, LOAD, DIN, DCLK	$t_{\rm r}$		-	-	10	us
Rise time						
FIN, LOAD, DIN, DCLK	t_{f}		-	-	10	us
Fall time						
DCLK Frequency	F_{DCLK}		1	-	250	kHz

* Timing Diagram for slave mode display



display data loaded onto screen

With MS connected to GND, it represents it is in slave mode, it will treat all the DIN data as display data and will be sent to ML2002's display shift register directly through DIN and DCLK. To Load display data onto the screen, LAI need to be high, then a rising edge of DCLK would load the display, the LAI need to keep low again.

* Functional Description

There are 48 Segments in Static Mode, and 96 Segments in 1/2 Duty Mode with 1/2 Bias. The display data should be input in reverse order, for static it's starting from SEG48, SEG47... SEG2 to SEG1, for 1/2 duty it's starting from SEG48-COMB, SEG48-COMA ... SEG1-COMB to SEG1-COMA for proper display of data. When updating the display, it will require inputting 48 Segments in Static Mode and 96 Segments in 1/2 Duty Mode.

i) Internal Power on reset

At power on the ML2002 will reset the internal display Data RAM as cleared.



ii) Oscillator


The LCD driving signal of ML2002 is clocked either by the built-in oscillator, crystal oscillator or from an external clock.

a) Internal clock

When the internal oscillator is used, BIOEN should be connected to GND and the OOUT should be connected to FIN. The internal oscillator will oscillate at 32 kHz and the frequency is independent in the range of $2.5V \le V_{DD} \le 6.0V$. Then connect OOUT to FIN.

b) Crystal clock

When using the crystal oscillator, BCOEN is connected to GND, then connect the crystal to OSC+, and OSC-. Then connect OSC- to FIN. The OSC+ and OSC- should connect as:



c) External clock

When using an external clock, BCOEN & BIOEN is connected to VDD then connects the external clock to FIN (32 KHz) or LCLK (125Hz)

iii) Timing

ML2002 have several frequencies of clock signal for the users to choose for the LCD display clock (ie. LCLK) and the blink clock (ie.BCLK). They include the following clock signals:

Frequency of Clock Signal at FIN = 32 kHz	Actual Divider of FIN	Target Input Pin
256/128 Hz	1/256(1/2 Duty) or 1/128(Static)	LCLK
128/64 Hz	1/128(1/2 Duty) or 1/64(Static)	LCLK
4 Hz	1/8192	
2 Hz	1/16384	BCLK
1 Hz	1/32768	

iv) Segment outputs

ML2002 has 48 segment outputs which should be connected directly to the LCD. If less than 48 segments, the unused segments should be left open circuit.

v) Common outputs

ML2002 consists of 2 common signals (ie. COM1A & COM1B). The common outputs should be left open-circuit if the outputs are unused. Users can disable the COM1A and COM1B by connecting the $\overline{CEN1A}$ and $\overline{CEN1B}$ to VDD respectively. The common outputs will change to GND after disabling it.

vi) Blink

ML2002 has a blink function that users shall connect \overline{BEN} to GND and input the blink clock (ie. BCLK) either by connecting ML2002 output clock signal from Frequency Divider or an external clock signal. Users shall disable blink function by connecting \overline{BEN} to VDD.

* Pad Configuration

COM1A	COM1B SEG48
1/2 PVDD	
DUM1 CAN DUM1 CAN DUM1 CAN DUM1 CAN DUM1 CAN DUM1 CAN DUM2 CAN CAN	DOW 3

Chip Size:

Part Number	Description	Chip Size
ML2002-1U	One ML2002 LCD driver	3660 x 660
ML2002-2U	Two ML2002 LCD driver	7320 x 660


Chip Thickness : $700 \text{ um} \pm 25 \text{ um}$ Gold Bump Pad Size : $32 \text{ um} \times 72 \text{ um}$ Gold Bump Height : $18 \text{ um} \pm 2 \text{ um}$

Note:

The die faces up in the diagram

MiniLogic Device Corporation

* Pad Orientation and Alignment Mark:







Pad	Pad Name	X I	Υ	Pad	Pad Name	X	V	Pad	Pad Name	l x l	V
1	DUM1	* 0	- 0		PGND	3390	110		SEG3	210	390
2	LADD	70	ŏ	52	PGND	3390	180		SEG2	140	390
3	LGND	140	ŏ	53	PVDD	3390	250		SEG1	70	390
4	INT	210	ŏ		1/2PVDD	3390	320		COM1A	, <u>, , , , , , , , , , , , , , , , , , </u>	390
5	Q15	280	ŏ		COM1B	3430	390		1/2PVDD	ŏ	320
6	TOUT	350	ŏ	56	SEG48	3360	390		PVDD	ŏ	250
7	LAI	420	ŏ	57	SEG47	3290	390		PVDD	ŏ	180
8	DIN	490	ŏ	58	SEG46	3220	390		PGND	ŏ	110
اق	DCLK	560	ŏ		SEG45	3150	390	100	10112	l i	
10	CEI	630	ŏ		SEG44	3080	390				
11	RES	700	ŏ		SEG43	3010	390				
12	LYDD	770	ŏ	62	SEG42	2940	390				
13	SYEN	840	ŏ		SEG41	2870	390				
14	TO	910	ŏ		SEG40	2800	390				
15	MS	980	ŏ		SEG39	2730	390				
16	DUTY	1050	ŏ	66	SEG38	2660	390				
17	CENIA	1120	ŏ		SEG37	2590	390				
18	CENIB	1190	ŏ		SEG36	2520	390				
19	COEN	1260	ŏ		SEG35	2450	390				
20	IOEN	1330	ŏ		SEG34	2380	390				
21	HPVDDEN	1400	Õ		SEG33	2310	390				
22	BEN	1470	Ŏ		SEG32	2240	390				
23	TFI	1540	Õ		SEG31	2170	390				
24	LGND	1610	Ŏ		SEG30	2100	390				
25	BCLK	1680	ŏ		SEG29	2030	390				
26	CNT	1750	Ŏ		SEG28	1960	390				
27	1HZ	1820	ŏ		SEG27	1890	390				
28	2HZ	1890	Ŏ		SEG26	1820	390				
29	4HZ	1960	Õ		SEG25	1750	390				
30	125/62HZ	2030	Ō		SEG24	1680	390				
31	256/125HZ	2100	Ō		SEG23	1610	390				
32	LCLK	2170	0		SEG22	1540	390				
33	OSC+	2240	Ō		SEG21	1470	390				
34	OSC-	2310	0	84	SEG20	1400	390				
35	FIN	2380	0		SEG19	1330	390				
36	OOUT	2450	0		SEG18	1260	390				
37	SYNC	2520	0		SEG17	1190	390				
38	LCLK	2590	0		SEG16	1120	390				
39	BCLK	2660	0	89	SEG15	1050	390				
40	LGND	2730	0	90	SEG14	980	390				
41	LADD	2800	0	91	SEG13	910	390				
42	RES	2870	0	92	SEG12	840	390				
43	CEO	2940	0	93	SEG11	770	390				
44	DCLK	3010	0		SEG10	700	390				
45	DOUT	3080	0	95	SEG9	630	390				
46	LAO	3150	0		SEG8	560	390				
47	LGND	3220	0	97	SEG7	490	390				
48	LADD	3290	0		SEG6	420	390				
49	DUM2	3360	0	99	SEG5	350	390				
50	DUM3	3430	0	100	SEG4	280	390				


Note: Pad 1, 49 and 50 are DUM Pads which must be open.




* Application Circuit

ML2002 Single Chip Connection


1. ML2002 1U Static Slave Mode



2. ML2002 1U 1/2 Duty Slave Mode



ML2002 Cascode Structure Connection 1. ML2002 2U 1/2Duty-1/2Duty Slave-Slave Mode




Working Glass Size: Length = 64.80 V.A

Width = 35.40 V.A

(Unit: mm)

2. ML2002 2U Static Slave-Slave Mode



Working Glass Size:

Length = 76.00 V.A

Width = 59.95 V.A

(Unit: mm)



* Pin Description

SYMBOL	PAD	DESCRIPTION
BRES	I	External reset input (active LOW)
LGND	-	Logic Ground
INT	I	Alarm interrupt output
LVDD	-	Logic Supply voltage
MS	I	Input "0", for slave mode
DIN	I	Data line input
DCLK	I	Data clock input
LAI	I/O	It is an input pin which LOAD the display onto the LCD screen during rising edge.
LAO	О	Send out LOAD signal to the cascade slave ML2002 for displaying data onto LCD
		screen.
CEI	I	Enable Chip for receive data/command in the DIN pin
CEO	0	Send out chip enable signal to the following cascade slave IC
DOUT	0	Data output from the display data RAM
CNT	I	Input clock, count number of rising edge clock
Q15	0	Output High on the 16 th clock from CNT
FIN	I	32768Hz Oscillator input
4,2,1Hz	0	4, 2, 1Hz clock output
256/125 Hz	0	125Hz clock output for static/ 250 clock output for 1/2 duty
125/62 Hz	0	62Hz clock output for static/125 clock output for 1/2 duty
LCLK	I	LCD Clock signal frequency
SEG1 SEG48	0	Segment output
COM1A/B	0	Common output
PVDD	-	Power VDD supply
1/2 PVDD	I	1/2 PVDD LCD driving voltage
1/2 Duty	I	"1" – Halfduty, "0" – Static
$\overline{CEN1A}$, $\overline{CEN1B}$	I	Common Enable. "0" – Enable, "1" – Disable
T0	I	Test mode. "0" – Normal mode, "1" – Testing Mode
OOUT	0	32K internal clock output
COEN	I	Crystal oscillator enable. "0" – Enable, "1" – Disable
<u>IOEN</u>	I	32K internal clock enable. "0" – Enable, "1" – Disable
HPVDDEN	I	1/2 PVDD enable. "0" – Enable, "1" – Disable
\overline{BEN}	I	Blink control circuit enable "0" – Enable, "1" – Disable
BCLK	I	Blink clock input
OSC+/-	I	Crystal oscillator input
SYNC	I/O	To synchronize COMMON signal to the following cascade IC
TFI	I	Master mode 2/4 pin interface, "1" - 2pin , "0" - 4pin
SYEN	I	SYNC enable. SYEN is "1" – SYNC output, "0" – SYNC will be high impredence.
TOUT	0	When select 4pin interface, it would output timer data.
DUM1,2,3	-	Dummy Pad, Left it open only

Note: 1. In cascade format of ML2002(ie. ML2002-2U and -3U), one pin is the input of current ML2002 and the other is for the connection with the corresponding input pin of next ML2002.


2. Condition: FIN = 32 KHz Clock.

* Application Note


- 1. To ensure the good flip-chip assembly quality, we suggest flip-chip bonding house add a "CHECK" pin for each COG module as shown on the section of "Application Example". Pin "LOAD" and Pin "CHECK" shall be connected together if the flip-chip assembly is in good condition. The measured resistance between Pin "LOAD" and Pin "CHECK" shall not more than 5 kohm.
- 2. The resistance of ITO glass shall between 15 ohm/□ to 25 ohm/□.
- 3. Each Common (ie. COM1A and COM1B) shall not cover more than 2,000 mm² area. In case the Viewing area of LCD has to be more than 2,000 mm², IOEN pin has to be connected to outside. At the time where data is transferring into the IC, internal oscillator has to be disabled through IOEN pin to prevent abnormal behavior. When data transfer finishes, internal oscillator has to be enabled again.

Suggested programming steps:

1	Disable internal oscillator through IOEN pin	
2	Delay (Necessary for fast MCU)	
3	Transfer data through DIN, DCLK, LOAD	
4	Delay (Necessary for fast MCU)	
5	Enable internal oscillator through IOEN pin	



Example:



Note: COM1A and COM1B shall cover half of the Viewing Area (ie. Area = 1,300mm²) Each Common shall not connect to each other.



* Revision History

Version 0.1 – Preliminary

Version 0.2 – Change Alignment mark co-ordinate on page 7

Add application note on page 12

Modify Application Circuit on page 8 - 10.

Updating Feature list on page 1

Updating Functional Description on page 4

Version 0.3 – Change Supply current condition with disable oscillator and internal PVDD opamp Remove Real time clock in block diagram

Version 0.4 – Add Application Note when glass size area is larger than 2000mm² for each COM

Version 0.5 – Add Timing diagram for using large LCD panel

Version 0.6 – Add remark on page 8, for FIN connect to GND if OOUT don't connect with FIN.